



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/780,264	02/16/2004	Mario I. Wolczko	SUN030247	2218
66083 7590 06/15/2007 SUN MICROSYSTEMS, INC. c/o DORSEY & WHITNEY, LLP 370 SEVENTEENTH ST. SUITE 4700 DENVER, CO 80202			EXAMINER CHOU, ANDREW Y	
			ART UNIT 2192	PAPER NUMBER
			MAIL DATE 06/15/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/780,264	Applicant(s) WOLCZKO ET AL.	
	Examiner Andrew Y. Chou	Art Unit 2192	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 February 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on _____ is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>5/25/2004</u> | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-22 have been examined. Claims 1, 8, 14, and 18 are the independent claims. The priority date recognized for this application is 02/16/2004.

Information Disclosure Statement

2. The Office acknowledges receipt of the Information Disclosure Statement filed on 05/25/2004. It has been placed in the application file and the information referred to therein has been considered by the examiner

Oath/Declaration

3. The Office acknowledges receipt of a properly signed oath/declaration filed on 02/16/2004.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-22 are rejected under 35 U.S.C. 102(b) as being anticipated by Chrysos et al. US 6,000,044 (hereinafter Chrysos).

Art Unit: 2192

Claim 1:

Chrysos discloses a method of sampling instructions executing in a multi-threaded processor comprising: selecting an instruction for sampling (see for example column 6, lines 40-45);

storing information relating to the instruction (see for example column 6, lines 40-45);

determining whether the instruction includes an event of interest, the event of interest including information relating to a thread within which the instruction is executing (see for example column 15, lines 30-35); and

reporting the instruction if the instruction includes an event of interest on a per-thread basis (see for example column 6, lines 60-65).

Claim 2:

Chrysos further discloses the method of claim 1 further comprising:

providing a register with a bit vector representing a plurality of events of interest; and

wherein the determining whether the instruction includes the event of interest further

includes comparing the information relating to the instruction to the bit vector to

determine whether the information relating to the instruction corresponds to a thread of interest (see for example column 16, lines 52-55).

Claim 3:

Chrysos further discloses the method of claim 1 wherein the comparing is via at least one of a mask operation or a more expressive operation (see for example column 16, lines 52-55).

Claim 4:

Art Unit: 2192

Chrysos further discloses the method of claim 1 wherein the selecting the instruction is without regard to a thread to which the instruction is bound (see for example column 6, lines 48-49).

Claim 5:

Chrysos further discloses the method of claim 1 further comprising identifying a thread to which the instruction is bound when the instruction is selected. (see for example column 14, lines 53-64).

Claim 6:

Chrysos further discloses the method of claim 1 further comprising providing filtering criteria on a per-thread basis (see for example column 15, lines 21-43, "Filtering Instructions").

Claim 7:

Chrysos further discloses the method of claim 1 further comprising providing a single set of filtering criteria; and, scheduling sampling among a plurality of threads via software (see for example, column 15, lines 21-43, "Filtering Instructions").

Claim 8:

Chrysos discloses a method of sampling instructions executing in a multi-threaded processor comprising: setting a candidate counter to a number (see for example column 14, lines 64-67);

selecting an instruction for sampling (see for example column 6, lines 40-45);

storing information relating to the instruction; determining whether all events for the instruction have occurred (see for example column 6, lines 40-45);

Art Unit: 2192

decrementing the candidate counter when all events for the instruction have occurred and when the instruction corresponds to a desired sampled thread (see for example column 14, lines 64-67);

determining whether the candidate counter equals zero (see for example column 15, lines 1-15); and

reporting the instruction when the candidate counter equals zero (see for example column 6, lines 60-65).

Claim 9:

Chrysos further discloses the method of claim 8 wherein

the information relating to the instruction represents an instruction history (see for example column 6, lines 48-49), and

the instruction history includes information relating to at least one of an events value, a program counter value, a branch target address value, an effective memory address value, a latency value, a number in issue bundle value, a number in retire bundle value, a privilege value, a branch history value and a number in fetch bundle value (see for example column 6, lines 48-49).

Claim 10:

Chrysos further discloses the method of claim 8 wherein the selecting the instruction is without regard to a thread to which the instruction is bound (see for example column 14, lines 53-64).

Claim 11:

Chrysos further discloses the method of claim 8 further comprising identifying a thread

Art Unit: 2192

to which the instruction is bound when the instruction is selected (see for example column 14, lines 53-64).

Claim 12:

Chrysos further discloses the method of claim 8 further comprising providing filtering criteria on a per-thread basis (see for example column 15, lines 21-43, "Filtering Instructions").

Claim 13:

Chrysos further discloses the method of claim 8 further comprising providing a single set of filtering criteria; and, scheduling sampling among a plurality of threads via software (see for example column 15, lines 21-43, "Filtering Instructions").

Claim 14:

Chrysos discloses a method of sampling instructions executing in a multi-threaded processor comprising: setting a candidate counter to a number (see for example column 14, lines 64-67);

selecting an instruction for sampling (see for example column 6, lines 40-45);

storing information relating to the instruction (see for example column 6, lines 40-45);

determining whether all events for the instruction have occurred (see for example column 6, lines 60-65);

determining whether the instruction includes events of interest, the events of interest including whether the instruction corresponds to a desired sampled thread (see for example column 15, lines 30-35);

decrementing the candidate counter when all events for the instruction have occurred and when the instruction includes events of interest (see for example column 14, lines 64-67);

determining whether the candidate counter equals zero (see for example column 15, lines 1-15); and

reporting the instruction when the candidate counter equals zero (see for example column 6, lines 60-65).

Claim 15:

Chrysos further discloses the method of claim 14 further comprising providing a register with a bit vector representing events of interest; and wherein the determining whether the instruction includes events of interest further includes comparing the information relating to the instruction to the bit vector (see for example column 16, lines 52-55).

Claim 16:

Chrysos further discloses the method of claim 14 wherein the information relating to the instruction represents an instruction history, and the instruction history includes information relating to at least one of an event value, a program counter value, a branch target address value, an effective memory address value, a latency value, a number in issue bundle value, a number in retire bundle value, a privileged value, a branch history value and a number in fetch bundle value (see for example column 6, lines 48-49).

Claim 17:

Chrysos further discloses the method of claim 14 wherein the selecting an instruction for sampling is based upon sample selection criteria; and the sample selection criteria

Art Unit: 2192

include information relating to a desired sampled thread (see for example column 15, lines 30-35).

Claim 18:

Chrysos discloses a sampling mechanism for sampling an instruction comprising:

sampling logic, the sampling logic determining whether the instruction corresponds to a desired sampled thread (see for example column 15, lines 30-35);

sampling register logic coupled to the sampling logic (see for example column 6, lines 40-45);

instruction history register logic coupled to the sampling register logic, the instruction history register logic storing information relating to the instruction (see for example column 6, lines 40-45); and,

sample filtering and counting logic coupled to the sampling logic (see for example column 15, lines 30-42).

Claim 19:

Chrysos further discloses the sampling mechanism of claim 18 further comprising:

notification logic, the notification logic reporting the information relating to the instruction if the instruction corresponds to the desired sampled thread (see for example column 6, lines 60-65).

Claim 20:

Chrysos further discloses the sampling mechanism of claim 18 wherein the sampling register logic includes a register with a bit vector representing events of interest; and wherein the sampling logic determines whether the instruction includes events of

Art Unit: 2192

interest by comparing the information relating to the instruction to the bit vector (see for example column 16, lines 52-55).

Claim 21:

Chrysos further discloses the sampling mechanism of claim 18 wherein the information relating to the instruction represents an instruction history (see for example column 6, lines 40-45), and the instruction history includes information relating to at least one of an events value, a program counter value, a branch target address value, an effective memory address value, a latency value, a number in issue bundle value, a number in retire bundle value, a privileged value, a branch history value and a number in fetch bundle value (see for example (see for example column 6, lines 48-49) .

Claim 22:

Chrysos further discloses the sampling mechanism of claim 18 wherein the sampling register logic includes a sample selection criteria register storing sample selection criteria (see for example column 16, lines 52-55); and
the sample selection criteria include information relating to a desired sampled thread (see for example column 15, lines 30-35).

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew Y. Chou whose telephone number is (571) 272-6829. The examiner can normally be reached on Monday-Friday, 8:00 am – 4:30 pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam, can be reached on (571) 272-3695.

The fax phone number for the organization where this application or proceeding is assigned is (571) 273 8300.

Any inquiry of a general nature of relating to the status of this application or proceeding should be directed to the TC 2100 Group receptionist whose telephone number is (571) 272 2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll free).

AYC



TUAN DAM
SUPERVISORY PATENT EXAMINER